

Designing with 6.375-Gbps Transceiver-Based FPGAs

© 2007 Altera Corporation—Public

Agenda

- Market trends in serial I/O protocols
- Transceiver-based FPGAs
- Designing with transceivers
- Protocol solutions
- Summary



Market Trends in Serial I/O

Serial Interfaces



Intra-system interconnect

Inter-system interconnect



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

3GPP Evolution – Current Scenario



Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

3GPP Long-Term Evolution Required to Enable Enhanced Services



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

Broadcast Market Trends – High Definition

- HD perhaps as big a change as black-and-white to color transition
- Studio dilemma: Both 1080i and 720p used for broadcast, so they need to store in 1080p (or higher) to preserve quality

| abc | 720p | Ð | 1080i | | 1080i | Det Movies | 1080i | STARZ! | 1080i |
|------------|-------|------------------------|-------|------------|-------|---------------|-------|--------|-------|
| ۲ | 1080i | | 1080i | encore | 1080i | eand dame | 1080i | | 1080i |
| FOX | 720p | :8= | 1080i | 25PA (III) | 720p | | 1080i | | |
| MBC | 1080i | Bravo | 1080i | HBO | 1080i | ¢TV | 1080i | | |
| e > | 1080i | (Comcast Boortafiet | 1080i | I:DNet | 1080i | A MUME | 1080i | | |

3G-SDI and 10 GbE in the studio and headend in not too distant future
 Beyond 3G-SDI, feasibility of 10 Gbps over coax already demonstrated

| | | | OC-12 | | PCle | | 504 | | Interlaken | |
|---|-------------|---------------|-----------|---------|---------|---------|--------|--------|------------|---------|
| | 00-3 | | OBSAI | | OC-48 | | FC4 | | SRIO 2.0 | |
| | 155 M | 270 M | 622-768 M | 1-1.4 G | 2-2.5 G | 3-3.2 G | 4.25 G | 5 G | 6-6.5 G | 10-12 G |
| | | SD-SDI | | GbE | | XAUI | | PCIe G | 2 | 10GbE |
| | | | | HD-SDI | | 3G-SDI | | | | OC-192 |
| | | | | | | | | | S | OPC |
| C | 2007 Altera | Corporation-P | ublic | | | | | | W | ORLD |



Multicast Requirements for Video Driving Ethernet Aggregation Market

Source: Metro Ethernet Forum

© 2007 Altera Corporation—Public



Serial Interfaces Benefits

- Transition from parallel to serial I/O solutions will:
 - Reduce system costs and simplify system design
 - Provide scalability to meet new bandwidth requirements
 - Drive broadbase adoption of serial standards, e.g. PCI Express, Serial RapidIO, Gigabit Ethernet
- High-speed serial I/O solutions will ultimately be deployed in nearly every type of electronic product imaginable!



Transceiver-Based FPGAs

© 2007 Altera Corporation—Public

Transceiver-Based FPGAs

FPGA vendors have introduced transceiver-based FPGAs

Altera has 4 generations of transceiver products: Mercury[™] programmable ASSPs, and Stratix[®] GX, Stratix II GX, and Arria[™] GX FPGAs

Benefits

- Integration of transceivers with FPGAs increases bandwidth and reduces pin-count requirements
- Lower system cost
- Support for standard protocols as well proprietary protocols
- Respond to market dynamics with feature upgrades



© 2007 Altera Corporation—Public

Stratix II GX and Arria GX FPGAs Market Play



Flexible devices for high-performance, high-density logic and a wealth of protocol solutions

Protocol-targeted devices with a cost structure similar to ASSPs and with the flexibility of the FPGA fabric

Devices for specific protocols. As chip development costs rise, there are fewer ASSPs available



© 2007 Altera Corporation—Public

Protocol Solutions from 0.6 to 6.375 Gbps



Addressable by Stratix II GX FPGAs

Achievable by Stratix II GX FPGAs with oversampling

Mainstream protocols supported by Arria GX FPGAs

© 2007 Altera Corporation—Public

13



"Typical" Arria GX Bridging Application

- PCI Express devices
 - Freescale PowerQUICC III
 - Freescale e500-based microcontroller units (MCUs)
 - Freescale StarCore digital signal processing (DSP) devices
 - Southbridges (Intel, VIA, ...)
 - Switches (IDT, PLX, …)
 - Graphics and networking chips

- GbE devices
 - Any device with GbE or triple-speed Ethernet support
- Serial RapidIO devices
 - TI TMS320C645x DSPs
 - Freescale StarCore-based DSPs
 - Freescale PowerQUICC III
 - Switches (Tundra, IDT, ...)





© 2007 Altera Corporation—Public

Arria GX FPGA-Based Embedded Controller

- Altera Nios[®] II embedded controller
- Peripherals and interfaces
 - Memory controller
 - Gigabit Ethernet, PCIe, ...
 - Legacy PCI
 - Proprietary protocols







© 2007 Altera Corporation—Public

Stratix II GX FPGAs: Highlights

- Triple-speed Ethernet, 10 GbE/XAUI, Serial RapidIO standard, SD/HD/3G-SDI, SerialLite II
- FibreChannel @ 1,2 and 4 Gbps
- Sonet/SDH line jitter compliance for OC-3, OC-12, and OC-48
- PCI Express 1.0, 1.1 compliant and 2.0 ready @ 5 Gbps
- Interlaken support @ 6.375 Gbps and CEI-6 jitter compliance
- Adaptive equalization and hot-socketing for Plug and Play Signal Integrity
- Dynamic reconfiguration for "one-hardware-fits-all" applications



Fully Characterized Transceivers With Optimal Signal Integrity



© 2007 Altera Corporation—Public

Transceiver Block Hardware Support

- Two clock domains and two transmit phase locked loops (PLLs) in each transceiver block
- Different data rates by local clock dividers in each transmit channel
- Configuration port from programmable logic device (PLD) for on-the-fly reconfiguration



© 2007 Altera Corporation—Public

Dynamic Reconfiguration Scope

Change transmit and receive PMA settings

- Output differential voltage V_{od}
- Transmitter pre-emphasis
- Receiver equalization
- Change data rates for one protocol
- Change channel operational mode (>30 modes available)
- Allows a "one-hardware-fits-all" approach
- Eliminates system downtime
 - In-system upgrades
 - In-system signal integrity optimization, e.g. for backplanes
 - Hardware integration, test, and debug



© 2007 Altera Corporation—Public

Dynamic Reconfiguration Implementation

- New transceiver channel configuration without reconfiguring the FPGA
- Hitless for adjacent channels
- New channel configuration stored in memory





© 2007 Altera Corporation—Public

Best-in-Class Signal Integrity





© 2007 Altera Corporation—Public

System Backplane Requirements

- Transceivers can easily drive 50-inch trace at 6.375 Gbps on FR-4 PCB material
- Pre-emphasis and equalization capabilities
- Specific set of pre-emphasis and equalization values dependent on the slot position
- Changing operating conditions and aging
- Ability for hot-swapping of cards

© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 21

Adaptive Dispersion Compensation Engine (ADCE)

- Automatically monitors and adjusts the receive equalizer for the best eye opening
- Typical systems don't require pre-emphasis for low bit error ratio (BER)
- Combined with pre-emphasis, the ADCE's adaptive equalization results in very low BER
- On-chip hot-socketing transceiver support

Plug and Play Signal Integrity with Adaptive Equalization and Hot Socketing



© 2007 Altera Corporation—Public



Designing with Transceivers

© 2007 Altera Corporation—Public

Success Factors for Transceiver-Based Designs



Designing With Transceivers is Not About Silicon Alone



© 2007 Altera Corporation—Public

Optimal Signal Integrity

- Stratix II GX FPGA can drive 50" of backplane at 6.375 Gbps
- Comfortable margin for designers
- Lowest jitter and compliance to all standards
- Plug and play with ADCE, pre-emphasis, and equalization





© 2007 Altera Corporation—Public

Transceiver MegaWizard



Simplifies Transceiver Design

© 2007 Altera Corporation—Public

Altera's PELE (Pre-emphasis and Equalization Link Estimator) Proprietary EDA tool for determining pre-emphasis and equalization coefficients



© 2007 Altera Corporation—Public

Online Access to Eye Diagrams

View thousands of eye diagrams

- Enter channel parameters





© 2007 Altera Corporation—Public

Complete Protocol Solutions

- Hard protocol intellectual property (IP), IP core functions, reference designs
- Signal integrity modeling
- Protocol-specific development boards
 - PCI Express and SDI
- Evaluation board
- Quartus[®] II design software support
- Compliance testing
- System validation reports
- Characterization reports



Dramatically Increase Ease of Design

© 2007 Altera Corporation—Public

System-level Support Infrastructure

- Large network of high-speed experts to support systemlevel integration
 - Regional Support Centers (RSCs) in North America, Europe, Asia, and Japan
 - Field-based high-speed specialist Field Applications Engineers (FAEs)
 - Knowledgeable regional
 FAEs proficient in
 transceiver technology
 - Online support (MySupport)
 - Extensive collection of collateral, design examples, and characterization reports





© 2007 Altera Corporation—Public

Altera-TSMC Symbiotic Partnership



What Altera gets:

Access to most advanced process without huge R&D investments

Pure play foundry—no capacity conflict

Mutual benefit of an exclusive relationship

Ability to get process tuned to its needs

Benefit to



| FPGA structure | What TSMC gets: | | | |
|--------------------|-------------------------------|--|--|--|
| Memory structure | Defect identification | | | |
| Large dies | Defect density (DD) reduction | | | |
| Dense interconnect | Back-end improvements | | | |
| High performance | Front-end improvements | | | |



© 2007 Altera Corporation—Public



Protocol Solutions

© 2007 Altera Corporation—Public

PCI Express Solution

- Complete, easy-to-use PCI Express solutions
 - x1, x4 and x8 endpoints
 - Industry-leading design flow with Altera IP MegaCore®
 - Stratix II GX, Cyclone II, Stratix II, HardCopy II and Stratix GX device family support
- Low-risk, hardware-verified solutions
 - Device characterization and PCI-SIG compliance workshops
 - 2 generations of FPGAs with embedded transceivers
 - Stratix GX FPGA passed PCI-SIG compliance
 - Stratix II GX FPGA passed PCI-SIG compliance
 - Development/demo boards

Fastest Time-To-Market with a Reliable PCI Express Endpoint Solution



© 2007 Altera Corporation—Public



- Support for up to 4 virtual channels (VCs)
- Configurable maximum payload up to 2 Kbytes
 - 128, 256, 512, 1024, or 2048 Bytes
- Configurable retry buffer
- Optional end-to-end cyclic redundancy code (ECRC) generation/checking
- Optional advanced error reporting (AER)
- Flexible reference clock support (100, 125, or 156.25 MHz)

© 2007 Altera Corporation—Public



PCI-SIG Compliance and Interoperability

| Motherboard vendor | Result |
|--------------------|--------|
| Intel | Passed |
| HP | Passed |
| IBM | Passed |
| ΑΤΙ | Passed |
| NVIDIA | Passed |
| VIA | Passed |

| Bridge/switch tested | Result |
|----------------------|--------|
| PLX | Passed |
| IDT | Passed |

| Test equipment vendor | Result |
|--------------------------|--------|
| Wavecrest | Passed |
| Agilent | Passed |
| Catalyst | Passed |
| Tektronix | Passed |
| VMETRO | Passed |
| Intel | Passed |
| LeCroy | Passed |
| Interoperability | Result |
| Freescale PowerQUICC III | Passed |
| IDT Switches | Passed |

Passed all the PCI-SIG Gold-Suite Compliance Tests with 100% Pass Rate



© 2007 Altera Corporation—Public

Gigabit Ethernet Solution

- Single device solution
- Lowest power per lane
- IEEE 802.3-compliant PCS and PMA
 - Chip-to-chip
 - Board-to-board
 - Backplane
 - SFP fiber optics
- Flexibility
 - Implement the GbE ports required by your unique application
 - 1, 2, 3, ... 20 ports







© 2007 Altera Corporation—Public

Triple Speed Ethernet (TSE) MegaCore

- Single to multiple port 10-/100-Mbps or 1-Gbps Ethernet applications
- LAN and WAN data plane or control plane (embedded system) applications
- Chip-to-chip, board-to-board, and inter-system network connectivity



© 2007 Altera Corporation—Public

MorethanIP Ethernet Solutions Spectrum



www.morethanip.com

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

Altera Stratix II GX RapidIO Solution

- RapidIO MegaCore[®] Version 6.1
- Compliant with RapidIO Trade Association, RapidIO Interconnect Specification, Revision 1.3
- Physical layer features
 - 1x/4x serial
 - Stratix II GX support, including 1x and 4x up to 3.125 Gbps
 - 8-bit parallel
- Transport layer features
 - Supports multiple logical layer modules
 - Supports 8-bit device identities (IDs)
- Logic layer features
 - Maintenance master and slave logical layer module
 - I/O master and slave logical layer module
 - Doorbell support
- PCI Express development kit expansion via HSMC connectors to AMC module
- SRIO loopback example design available based on the Signal Integrity kit
- Other IP vendors: Mercury Computers, GDA Technologies, Jennic, Preasum



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

SDI in Broadcast Studio Application



SDI MegaCore

- SD-, HD-, and 3G-SDI support in version 6.1
- Multi-rate SD/HD-SDI support
- Full duplex implementation transmit and receive channel
- Transmit features
 - CRC encode
 - Line number insertion
- Receive features
 - CRC decode
 - Line-number extraction
 - Framing and extraction of video timing signals
 - Receiver format detector
- SD transmit word scrambler
- SD receive word alignment and descrambler
- SMPTE-compliant SD and HD interfaces

| 🌂 MegaWizard Plug-In Manager - SDI | a <u>_ </u> |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|
| SDI Version 6.1 | About |
| 1 Parameter 2 Simulation 3 Summary Settings Model | |
| Protocol Options Transceiver Options Clocking Options | > Output/Transmitter Options > |
| Device Selection | |
| Currently selected device family: Stratix II GX | • |
| Video Standard | |
| | |
| C up on the second seco | |
| HD-SDI (Supports 1.485 Gbps and 1.4835 Gbps) | |
| C HD-SDI 3G | |
| C HD-SDI dual-link | |
| C Multirate SDI | |
| _ Interface Settings | |
| Bidirectional | |
| | |
| O Receiver | |
| O Transmitter | |
| Warning: SDI performance on Stratix II GX devices is pending full ch Info: Output Options only available for HD-SDI and Multirate receivers | aracterization. While preliminary valic |
| | |
| | F |
| | ancel < Back Next > Finish |
| | |



© 2007 Altera Corporation—Public

SONET/SDH Overview

Stratix II GX FPGA telecom protocol support

| SON | ET signals | | Line rate (Mbns) | Stratix II GX FPGAs | |
|---------|----------------------|-------------|------------------|------------------------|--|
| STS | Optical carrier (OC) | SDE Signais | | | |
| STS-3 | OC-3 | STM-1 | 155.52 | 1 | |
| STS-12 | OC-12 | STM-4 | 622.08 | 1 | |
| STS-48 | OC-48 | STM-16 | 2,488.32 | 1 | |
| STS-96 | OC-96 | STM-32 | 5,576.64 | 1 | |
| STS-192 | OC-192 | STM-64 | 9,953.28 | 4 @ 2,488.32 | |
| STS-768 | OC-768 | STM-256 | 39,813.12 | 16 @ 2,488.32 | |

Line side applications

- Stringent jitter requirements

Backplane applications

Less reliant on jitter specifications

Stratix II GX Devices Support Backplane and Line Side Applications



© 2007 Altera Corporation—Public

Hard Protocol IP in Stratix II GX Transceiver

PMA support

- SDH/SONET jitter line side compliant for
 - STM-4/OC-12 and STM-16/OC-48
 - Dynamic reconfiguration enables multi-rate support

- PCS support
 - MSB serializer/deserializer (SERDES) support
 - Word alignment support A1,A2 and A1,A1, A2,A2 frame characters
 - Byte re-ordering (OC-48/STM-16)
 - Support for 8/16/32 data path



© 2007 Altera Corporation—Public

SONET/SDH Characterization

- Stratix II GX devices are the only SONET/SDH-compliant FPGAs in the industry!
- SONET/SDH backplane and line side compliant over PVT with margin!
 - Jitter tolerance = receive jitter
 - Jitter generation = transmit jitter
 - Run length
- Characterization completed for OC-3/STM-1 (oversampling), OC-12/STM-4, and OC-48/STM-16 line rates
 - Margin provided to allow for optical modules
 - SONET/SDH OC-3, OC-12, and OC-48 characterization report available







© 2007 Altera Corporation—Public

Stratix II GX SerialLite II Solution

- Altera's second-generation lightweight serial interconnect protocol
- Point-to-point
 - Chip-to-chip, board-to-board, backplane
- Physical and data link layers only
- Quick link-up time, low latency, light on logic
- Easy to implement





© 2007 Altera Corporation—Public

Market Segments and Applications





© 2007 Altera Corporation—Public

Standards Compliance Check List

| Standard | Compliant | Documentation |
|----------------------|-----------|-------------------------------|
| CEI 6G SR/LR | Yes | Characterization Report |
| CPRI | Yes | Meets latency requirements |
| 1/2/4G Fibre Channel | Yes | Characterization Report |
| GbE | Yes | Characterization Report |
| GPON | Yes | Characterization Report |
| HiGig+ | Yes | Characterization Report |
| Interlaken | Yes | Characterization Report (CEI) |
| PCIe | Yes | Characterization Report |
| SD/HD/3G SDI | Yes | Characterization Report |
| SFI-5 | TBD | Meets transmit skew |
| SONET OC-48 | Yes | Characterization Report |
| SONET OC-3/12 | Yes | Characterization Report |
| 1.25/2.5/3.125 SRIO | Yes | Characterization Report |
| XAUI | Yes | Characterization Report |



© 2007 Altera Corporation—Public

Summary

- Altera meets market trends for serial I/O protocols
- Stratix II GX and Arria GX FPGAs offer best-in-class transceivers with optimal signal integrity
 - Dynamic reconfiguration
 - ADCE, pre-emphasis, equalization
 - Support tools and IP
- Support for wide range of applications and protocols

Design with Confidence with Altera

© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 48



Thank You!