



Enhance System Performance and Productivity by Leveraging DSP and Embedded Technologies in FPGA Designs

Agenda

- Embedded and digital signal processing (DSP) design challenges and solutions
- DSP coprocessing
- Nios[®] II C-to-Hardware (C2H) Acceleration Compiler
- Quartus[®] II software highlighted features
- Conclusion

Product Evolution



1985

Mobile phone




2007

Phone, diary, email, SMS,
web browser, alarm clock,
calendar, voice recorder,
radio, MP3 player, camera, etc...

*Constant Demand for New Features;
Higher Performance and Lower Costs*

Embedded and DSP Design Challenges

Productivity




Performance


Flexibility

FPGAs Tackle These Challenges Head On

Solution on Productivity–Tool




Solution on Flexibility—FPGAs



*FPGA is the Poster Child for Flexibility;
Rapidly Prototype System and Feature Fill Over Time*

Solution on Performance (1): FPGA Single Chip




ALTERA®

Solution on Performance (2): DSP+FPGA Coprocessing

DSP

FPGA

Cool down






DSP Coprocessing

CPU Challenges

- Processor speedup isn't there
- Performance limited by power
- Memory bandwidth limitations
- Single-core performance reaching a limit



Multi-core announcements by Intel, AMD, ARM, and others

Processor Model Challenges For HPC

- Memory bandwidth limited by package and pin count
- Multiple caches required to keep the microprocessor busy
- Multi-processor cache coherency problem eats up performance gains
- Most of the power consumption is in the cache and related controllers
- But many HPC applications derive little or no benefit from cache

Source: Prof. John Wawrzynek, BWRC, UC Berkeley

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



Overall Customer Requirements

- **Performance:** 10X – 100X algorithm and 3X – 50X application acceleration
- **Productivity:** Simplicity of the tool chain; reduce the effort
- **Power:** Better performance-to-power ratio
- **Price:** Compared to alternatives

Performance—FPGA Algorithm Acceleration

- 10X-100X at algorithm level
- Typically 3X-50X at application level
- Varies by vertical
 - 10X for medical imaging
 - 20-50X for financial


Application	Processor only	FPGA Crocessing	Speed Up
Hough and inverse Hough processing	12 minutes processing time Pentium 4-3 GHz	2 seconds of processing time @ 20 MHz	370x faster
AES 1MB data processing/crypto rate <i>Encryption</i> <i>Decryption</i>	5,558 ms/1.51 Mbps 5,562 ms/1.51 Mbps	424 ms/19.7 Mbps 424 ms/19.7 Mbps	13x faster
Smith-Waterman search34 from FASTA	6461 sec processing time (Opteron)	100 sec FPGA processing	64x faster
Multi-dimensional hypercube search	119.5 sec (Opteron 2.2 GHz)	1.06 sec FPGA @ 140 MHz	113x faster
Callable Monte-Carlo analysis (64,000 paths)	100 sec processing time (Opteron 2.4 GHz)	10 sec of processing @ 200 MHz FPGA	10x faster
BJM financial analysis (5M paths)	6300 sec processing time (Pentium 4-1.5 GHz)	242 sec of processing @ 61 MHz FPGA	26x faster
Mersenne Twister random number generation	10M 32-bit integers/sec (Opteron-2.2 GHz)	319M 32-bit integers/sec	3x faster

Source: AMD

© 2007 Altera Corporation—Public


Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

Co-Processing Architectures



Intel Xeon® Architecture

- Uses Front Side Bus (FSB) Interconnect
- Latest North Bridge has FSB interface for each CPU
- Xeon Quad Core presentation available:
http://www.intel.com/pressroom/kits/quadcore/qc_pre_ssbriefing.pdf




AMD Opteron™ Architecture

- Uses HyperTransport Interconnect
- Industry-standard AMD64 technology
- Socket modules available for Opteron
- AMD Torrenza web site: <http://enterprise.amd.com/us-en/AMD-Business/Technology-Home/Torrenza.aspx>

Commercially Available Platform




AMD Opteron Motherboard:



X86 HPC Solution

Idea: build a simple, minimalist board with interfaces to HyperTransport and memory: (patent pending)

Drop-in replacement for an AMD Opteron with *no* changes to motherboard!



Simply remove Opteron and replace with FPGA board!


- FPGA uses all motherboard resources meant for CPU:
 - HyperTransport links, memory interface, power supply, heat-sink
- Usable with any AMD Opteron (or future Intel CSI-enabled CPUs) server
- Usable in rack-mount or high-density, “blade” server systems, where
 - Plug-in boards are not feasible







C2H (C to Hardware) Tool

Boosting Software Performance





Your Application



If you choose a faster processor


- *More expensive \$\$\$\$*
- *Consumes more power*
- *Requires board redesign*

Boosting Software Performance




*Multiply software performance.
Accelerate only what's necessary.
Don't pay for performance you don't need.*

Hardware Acceleration Flow




Hardware Acceleration Flow



Nios II C-to-Hardware Acceleration Compiler

- Productivity tool that automates creation and integration of hardware accelerators
- Streamlines C acceleration—you don't have to know how to design hardware
- Integrated in familiar Eclipse-based Altera® Nios II Integrated Development Environment (IDE)




**Right Click to
Accelerate**

Step 1: Identify Software Bottlenecks

```
main ()
{
  ...variable declarations...
  init();

  while (!error && got_data())
  {
    do_user_interface();
    gather_statistics();
    if (got_new_data())
      d_transform(in_buf, out_buf);
    check_for_errors();
  }
  cleanup();
}
```




Step 2: Right Click to Accelerate

```
main ()
{
    ...variable declar
    init();


    while (!error &&
    {
        do_user_interf
        gather_statist
        if (got_new_da
            d_transform
        check_for_erro
    }
    cleanup();
}
```

Undo	Ctrl+Z
Revert File	
Cut	Ctrl+X
Copy	Ctrl+C
Paste	Ctrl+V
Shift Right	
Shift Left	
Comment	Ctrl+/
Uncomment	Ctrl+\
Content Assist	Ctrl+Space
Add Include	Ctrl+Shift+N
Format	Ctrl+Shift+F
Show in C/C++ Projects	
Refactor	▶
Open Declaration	F3
Open Type Hierarchy	F4
All Declarations	▶
All References	▶
→ Run To Line	
▶ Resume At Line	
⌘ Add Watch Expression...	
Accelerate with the Nios II C2H Compiler	
Save	




What Does Nios II C2H Compiler Do?

- Generates a custom hardware accelerator from an ANSI C function



C2H: Nios C-to-Hardware Acceleration Compiler

Dramatic Performance Boost




FFT: fast Fourier transform

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

EEMBC Image Rotate

(95 MHz)



As fast as a 1.4-GHz processor for \$1.42 of logic in a Cyclone® II FPGA



Quartus II Highlighted Features

- SOPC Builder
- PowerPlay
- TimeQuest

SOPC Builder – The Tool


- Automates block-based design

- System definition
- Component integration
- System verification
- Software generation

- Fast and easy

- Supports design reuse

- 3rd Party intellectual property (IP) Cores
- Internally developed IP



SOPC Builder Tool at a Glance

Tabs

Board settings

Clock settings table

IRQs defined

List of Available Components

Over 60 Cores available today

Altera, partner and user cores

- Processors
- Memory interfaces
- Peripherals
- Bridges
- Hardware accelerators
- Custom peripherals

Component filters

Connection panel

Messages window


Table of active components

Name	Source	MHz	Pipeline
clk	External	50.0	
sys_clk	pll0	65.0	
ssram_clk	pll2	65.0	

Use	Connec...	Module Name	Description	Clock	Base	End	I...
<input checked="" type="checkbox"/>		epci	Nios II Processor	sys_clk			
<input checked="" type="checkbox"/>		instruction_master	Avalon Master				
<input checked="" type="checkbox"/>		tightly_coupled_instru...	Avalon Master				
<input checked="" type="checkbox"/>		data_master	Avalon Master				
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Slave				
<input checked="" type="checkbox"/>		tightly_coupled_instru...	On-Chip Memory (RAM or ROM)	multiple			
<input checked="" type="checkbox"/>		ext_ram_bus	Avalon-MM Tristate Bridge				
<input checked="" type="checkbox"/>		ext_ssram	Cypress CY7C1300C SSRAM				
<input checked="" type="checkbox"/>		ext_flash_bus	Avalon-MM Tristate Bridge				
<input checked="" type="checkbox"/>		ext_flash	Flash Memory (CFI)				
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART				
<input checked="" type="checkbox"/>		seven_seg_pio	PIO (Parallel IO)				
<input checked="" type="checkbox"/>		button_pio	PIO (Parallel IO)				
<input checked="" type="checkbox"/>		st	Avalon Slave				
<input checked="" type="checkbox"/>		sysid	System ID Peripheral				
<input checked="" type="checkbox"/>		control_slave	Avalon Slave				
<input checked="" type="checkbox"/>		sys_clk_timer	Interval Timer				
<input checked="" type="checkbox"/>		high_res_timer	Interval Timer				
<input checked="" type="checkbox"/>		pll	PLL				
<input checked="" type="checkbox"/>		my_pwm	avalon_pwm				
<input checked="" type="checkbox"/>		crc_periph	crc_peripheral				
<input checked="" type="checkbox"/>		avalon_slave_0	Avalon Slave				
<input checked="" type="checkbox"/>		avalon_dma	DMA Controller				

Info: ext_flash: flash memory capacity: 16.0 Mbytes (16777216 bytes).

SOPC Builder Generated System



Designer Only Needs to Worry About Peripheral Interface

Design Tool Flow

Quartus II software

Create top-Level
FPGA hardware here

SOPC Builder

- Create embedded sub-system
- Add components through easy to use GUI (including Nios II processor and peripherals)


Integrate sub-system

Nios II IDE

- Write software for Nios II micro-processor here

- Create FPGA project in Quartus II software
- Build embedded sub-system in SOPC Builder
- Integrate sub-system in Quartus II project
- Compile design to generate programming file
- Program FPGA on the board
- Create software and run on the processor on the FPGA

Quartus II Software: PowerPlay




PowerPlay Power Analyzer

- Provides single interface for vectorless and simulation-based power estimation
- Uses improved power models
 - Based on HSPICE and silicon correlation
- Executing power analysis
 - Processing menu \Rightarrow Start \Rightarrow Start PowerPlay Power Analyzer
 - Scripting

Three Parts to Good Power Estimates

1. Accurate toggle rate data on each signal
2. Accurate power models of device circuitry
3. Knowledge of device operating conditions

PowerPlay Power Analyzer



PowerPlay Power Inputs


- Signal activity file (.SAF)
 - ASCII text file generated by Quartus II software
- VCD
 - Generated by Quartus II software and 3rd-party simulators
- “Power Toggle Rate” and “Power Static Probability” assignments
 - Use Assignment Editor or Tcl file
 - Apply to specific entities/nodes
- Default toggle rate (12.5%)
 - Percentage of clock periods in which signal transitions
 - May also express as an absolute number of transitions per second

Other Input Data Used

- Operating conditions
- Clock timing assignments
 - Used to calculate internal signal activities
- Vectorless estimation
 - PowerPlay automatically derives signal activity for a node
 - Based on activity rates of signals feeding a node and functionality
 - Requires input signal activity data
- Capacitive loading
- Termination
- I/O standard

PowerPlay Power Analyzer Settings

- Enter single or multiple SAF/VCD files
 - Allows simulation of subdesigns separately
 - Enable glitch filtering to increase accuracy
 - Also recommend enabling glitch filtering during simulation
- Enter default toggle rates for inputs
- Enter toggle rate for rest of design
- Enable/disable vectorless estimation




Faster TimeQuest Timing Analyzer

- Improves productivity with faster timing closure
 - Improved compile times
 - Reduced memory usage
 - Improved timing constraint conversion from Altera's classic timing analyzer to Synopsys design constraint (SDC)



TimeQuest Timing Analyzer

- Timing analysis
 - New, easy-to-use timing analyzer
 - Complete GUI environment for creating timing constraints and reports
 - Native support for SDC (Synopsis Design Constraints)



*Only 65-nm FPGA Vendor with
Native SDC Support*

Top 5 Reasons to Use TimeQuest

- **Easier to use:** TimeQuest provides an easier to use GUI and interactive reporting for analyzing timing
- **Industry standard:** SDC format is an established industry standard
 - Simpler and more concise timing format
- **More powerful:** SDC allows for faster, easier description and analysis of advanced design constructs
 - DDR (other source sync.), complex clocks
- **Designs run faster:** TimeQuest more precisely analyzes timing behavior—gain 3-5% performance at 65 nm
- **Interoperability:** allows for easy migration of SDC constraints for ASIC and HardCopy® designs




Quartus II Reference

- Quartus II handbook
 - www.altera.com/literature/lit-qts.jsp
- Quartus II online demos
 - www.altera.com/quartusdemos
- Quartus II downloads
 - www.altera.com/download
- Technical support
 - www.altera.com/mysupport



Conclusion

FPGAs, Tools, and DSP–Coprocessing Enhances Performance Together



Conclusion

- Embedded and DSP design challenges— productivity, performance, and flexibility
- DSP coprocessing, C2H tools, and new features in Quartus II help tackle those challenges
 - Coprocessing provides unparalleled performance improvement
 - C2H tools provide ability to create performance-enhancing hardware automatically (simply Right Click to Accelerate) without leaving the C domain
 - Quartus II SOPC Builder automates block-based design easily and efficiently; Powerplay automates power reduction for maximum productivity; Timequest facilitates timing analysis for 65-nm era and beyond



Thank You!