

### Enabling New Low-Cost Embedded System Using Cyclone® III FPGAs

Unprecedented combination of low power, high functionality, and low cost to enable your new designs

#### Agenda

- Historical perceptions of FPGAs and current FPGA value proposition
- Hardware and software basis for making low-cost embedded system
- Embedded system design flow using FPGA
- Implementation examples and resources available
- Conclusion



### **Historical Perceptions of FPGAs**

In the past FPGAs have...
 ...been too expensive
 ...not offered enough performance
 ...only been offered in low densities
 ...consumed too much power

... been challenging for which to design

### **FPGA Value Proposition**

Value	Example end markets	Reason		
Performance-to- price ratio	Video and medical imaging	Parallel processing		
Low cost and power per channel	Video surveillance, wireline, wireless	Parallel processing		
Flexibility	Consumer, video and imaging, wireline, wireless	<ul> <li>Changing standards</li> <li>Feature differentiation</li> <li>Competitive response</li> </ul>		
Obsolescence- proof	Medical imaging, military, wireline, wireless	Longevity vs. ASSPs		



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

4



#### Hardware and Software Basis for Making Low-Cost Embedded System

### **A Complete Solution**

# Nios<sup>®</sup> II

#### Embedded soft-core processors



Intellectual property (IP)



Design software



Development kits



© 2007 Altera Corporation—Public

### **Unprecedented Combination**

- Low power
  - TSMC 65-nm low-power (LP) process
  - Quartus<sup>®</sup> II software power-aware design flow
  - 120K logic elements (LEs) under ½ W static
- High functionality
  - Densities ranging from 5K to 120K LEs
  - Up to 4 Mbits of embedded memory
  - Up to 288 embedded multipliers for digital signal processing (DSP)
- Low cost
  - First low-cost 65-nm FPGA
  - Free Quartus II Web Edition software
  - Prices starting as low as \$4.00

# Low Power High Functionality Low Cost vcione Shipping Now

#### **Turn Your Ideas Into Revenue Faster**



© 2007 Altera Corporation—Public

### Meeting the Needs of Emerging High-Volume Applications



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

8

## **Cyclone III Key Architectural Features**



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

9

# **Memory Optimizations**



# **Nios II Embedded Processor**



© 2007 Altera Corporation—Public

#### **Processor Cost Reduction in Cyclone III FPGAs**



12

#### **Processor Performance Boost in 65-nm Devices**



Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

13

### Multi-Core Designs in Cyclone III FPGAs



© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

14

# of Processors



# Embedded System Design Flow Using FPGAs



# 

© 2007 Altera Corporation—Public

#### **FPGA Hardware Development Design Flow**

#### **Design Specification**







SOPC Builder

- Functional simulation (ModelSim<sup>®</sup>, Quartus II tools)
- Verify logic model and data flow (no timing delays)
- Design entry/register transfer level (RTL) coding
  - Behavioral or structural description of design
- RTL simulation
  - Functional simulation (ModelSim, Quartus II tools)
  - Verify logic model and data flow (no timing delays)

#### Synthesis

- Translate design into device-specific primitives
- Optimization to meet required area and performance constraints
- Spectrum, Synplify, Quartus II software
- Placement and routing
  - Map primitives to specific locations inside target technology with reference to area performance constraints
  - Specify routing resources to be used



© 2007 Altera Corporation—Public

OUAR'

#### FPGA Hardware Development Hardware Design Flow



- Timing analysis
  - Verify performance specifications were met
  - Static timing analysis

- Gate-level simulation
  - Timing simulation
  - Verify design will work in target technology



#### Test FPGA on PC board

- Program and test device on board
- Use SignalTap II logic analyzer and SignalProbe for debugging
  - Discussed in depth in advanced Quartus II software class



© 2007 Altera Corporation—Public

# **Using Quartus II Programmer**

#### Launch from Quartus II design software after compiling to program FPGA

🛍 small.cdf								
🌲 Hardware Setup	USB-Bla	USB-Blaster [USB-0]						
Mode:	JTAG	JTAG						
Progress:	100 %							
Mart Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	C:/_Em	ibed EP1S10F780C6E	6 0048BA1C	FFFFFFF				
Auto Detect								
🗙 Delete	A start of the							
🚵 Add File	during the Quartus II hardware compile							
避 Change File								
Save File								
😂 Add Device								
🕈 Up	<	100						>



© 2007 Altera Corporation—Public

# **SOPC Builder System Design Software**

#### 1. Select and configure IP



#### 2. Select connections



#### Easy, Flexible, Fast

3. Generate system

© 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

20

#### Nios II IDE (Integrated Development Environment)\*

- Leading-edge software development tool in the Nios II Embedded Design Suite
- Target connections
  - Hardware (JTAG)
  - Instruction set simulator
  - ModelSim-Altera software
- Advanced hardware debug features
  - Software and hardware breakpoints, data triggers, trace
- Flash memory and Quartus II programming support



#### \* Based on Eclipse 3.2/CDT 3.1

© 2007 Altera Corporation—Public



### **User-Defined Custom Peripherals**

- Add a peripheral not included with the Nios II system
  - To perform some kind of proprietary function or perhaps a standard function that is not yet included as part of the Nios II kit
  - To expand or accelerate system capabilities
- You are now going to learn how to connect your own design directly to the Nios II system via the Avalon<sup>™</sup>-Memory Mapped interconnect
  - <u>Note</u>: As many peripherals contain registers, you could also have chosen to use a programmed input/output (PIO) rather than connect directly to the bus



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

#### **Custom Peripherals**

- Map into Nios II memory space
- Can be on-chip or off-chip
  - HDL code or an external component on your board
    - HDL code can map inside SOPC Builder system or out



#### **SOPC System Module**

#### © 2007 Altera Corporation—Public

# **Creating Avalon Peripherals**

- No need to worry about creating the bus interface to Avalon Interconnect inside your peripheral
  - Implement only the signals you need
  - Avalon Memory Mapped Interconnect will adapt to connect to the peripheral's ports
  - Timing handled automatically
  - Fabric created for you
  - Arbiters generated as needed



#### Concentrate Effort on Peripheral Functionality!



© 2007 Altera Corporation—Public

### **Map Ports to Avalon Signal Types**



25

#### **Component Editor**



#### Two Uses:

- Create a wrapper file that connects Avalon bus to peripheral living outside SOPC system (on- or off-chip)
- 2. Create direct on-chip connection between Avalon bus and user HDL code



#### © 2007 Altera Corporation—Public

#### **Custom Peripheral Integration Into Avalon**





#### © 2007 Altera Corporation—Public

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

27

### **SOPC Builder - Component Scripting**

#### Component Editor

- Writes a TCL script file instead of proprietary class.ptf file

```
# TCL File Generated by Component Editor on:
# Wed Jan 17 10:18:07 PST 2007
# DO NOT MODIFY
set_source_file "/data/korthner/SPR/230791/tb_sopc/my_onchip_mem.vhd"
set_module "my_onchip_mem"
set_module_description ""
set_module_description ""
set_module_property instantiateInSystemModule true
set_module_property version 1.0
set_module_property group ""
set_module_property editable true
set_module_property libraries "altera.altera_europa_support_lib.all,a
```

# Module parameters

```
# Interface avalon_slave_0
add_interface "avalon_slave_0" "avalon" "slave" "asynchronous"
set_interface_property "avalon_slave_0" "interleaveBursts" "false"
set_interface_property "avalon_slave_0" "addressAlignment" "DYNAMIC"
set_interface_property "avalon_slave_0" "isNonVolatileStorage" "false
```

#### Scripting interface

- Well-defined TCL API to describe components and their interfaces
- Build your own TCL-defined components
  - Automatically found by SOPC Builder



#### © 2007 Altera Corporation—Public

### **Device Driver for PWM Peripheral**

#### "avalon\_pwm\_regs.h"

- Manually add to software project
- Loads peripheral registers to run **pwm**

<pre>#ifndefALTERA_AVALON_PWM_REGS_H</pre>	
#defineALTERA_AVALON_PWM_REGS_H	
<pre>#include <io.h></io.h></pre>	
<pre>#define IORD_ALTERA_AVALON_PWM_DIVIDER(base)</pre>	IORD(base, 0)
<pre>#define IOWR_ALTERA_AVALON_PWM_DIVIDER(base, data)</pre>	IOWR(base, 0, data)
<pre>#define IORD_ALTERA_AVALON_PWM_DUTY(base)</pre>	IORD(base, 1)
<pre>#define IOWR_ALTERA_AVALON_PWM_DUTY(base, data)</pre>	IOWR(base, 1, data)
<pre>#endif /*ALTERA_AVALON_PWM_REGS_H */</pre>	



© 2007 Altera Corporation—Public

### **Manually Add Driver Code to Project**

Using same method as adding application code





#### © 2007 Altera Corporation—Public

### **Custom Instructions**

- Add custom functionality to the Nios II design
  - To take full advantage of the flexibility of FPGA
- Dramatically boost processing performance
  - With no increase in  $f_{MAX}$  required
- Application examples
  - Data stream processing (e.g. network applications)
  - Application-specific processing (e.g. MP3 audio decode)
  - Software inner loop optimization



#### **Custom Instructions**

#### Augment Nios II instruction set

Multiplexing user logic into arithmetic logic unit (ALU) path of processor pipeline





#### © 2007 Altera Corporation—Public

### **Custom Instructions Tab**

Enabled from the Custom Instructions tab in the Nios II CPU Wizard in SOPC Builder





© 2007 Altera Corporation—Public

# **C Language Software Interface**

- Nios II IDE generates macros automatically during build process
- Macros defined in system.h file

#define ALT\_CI\_<your instruction\_name>(instruction arguments)

Example of user C-code that references Bitswap custom instruction:

```
#include "system.h"
int main (void)
{
    int a = 0x12345678;
    int a_swap = 0;
```

```
a_swap = ALT_CI_BSWAP(a);
return 0;
```





© 2007 Altera Corporation—Public

#### **Verilog and VHDL Templates Available**

C:\altera\<*ver#*>\nios2eds\examples\verilog\custom\_instruction\_template\ C:\altera\<*ver#*>\nios2eds\examples\VHDL\custom\_instruction\_template\

C:\altera\71\nios2eds\examples\verilog\custom_instruction							
File Edit View Favorites Tools Help							
🚱 Back 🔹 🕥 🕤 🏂 Search 🖗 Folders 🛄 🗸							
Address 🗁 C:\altera\71\nios2eds\examples\verilog\custom_instruction_templates 🗸 🌄 Go							
	🔨 Name 🔺	Size Type					
File and Folder Tasks 🛛 🕙	Combinatorial	File Folder					
	📄 🚞 Extended	File Folder					
Other Places 🙁	Internal_Register_File	File Folder					
🛅 verilog		Flie Folder					
My Documents							
😼 My Computer							
🥥 My Network Places	✓ <	>					
1 objects selected	💡 My Computer 📑						



© 2007 Altera Corporation—Public

#### **Accelerate Software Execution**

Example: CRC Algorithm (64 Kbytes)



© 2007 Altera Corporation—Public



# Implementation Examples and Resources Available

#### **WiMAX Pico-Cell Base Transceiver Station**



© 2007 Altera Corporation—**Public** Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



38

### **Enabling the Highest Integration**



#### Abundant Memory, Multipliers, and Logic To Do More For Less

© 2007 Altera Corporation—Public

#### **Wireless Applications Resources**

- Altera and partner intellectual property (IP) cores
   FEC, FFT/IFFT, FIR, NCO, CIC, and more
- Low-cost FPGA Starter Kit, Cyclone III Edition
- Design Low-Cost, Low-Power Wireless Systems with New FPGAs QuickCast
- Using Cyclone III FPGAs for Emerging Wireless Applications white paper



### **H.264 Encoder Block Diagram**



#### **Processing-intensive blocks**

© 2007 Altera Corporation—Public



#### **Enable Low-Cost H.264 Encoding**



**Processing-intensive blocks** 

#### Implement SD H.264 Encoder in a Single Device for Under ¼ W and \$5 Per Channel

© 2007 Altera Corporation—Public

### Video and Image Processing Resources

- Video and image processing IP
  - Library of nine common video and image processing functions from Altera
  - Compression IP available from Altera partners including ATEME, Barco, 4i2i, and CAST
- Video processing reference design
- Video training course
  - Advanced DSP design: using FPGAs to architect and optimize a video and image processing system
- Low-cost FPGA Starter Kit, Cyclone III Edition
- Video daughtercard
- Design Video and Image Processing Systems with Low-Cost Cyclone III FPGAs QuickCast
- White papers
  - Video and Image Processing Design Using FPGAs
  - Video Surveillance Implementation Using FPGAs
  - Medical Imaging Implementation Using FPGAs

#### www.altera.com/cyclone3-markets



© 2007 Altera Corporation—Public

#### **Universal, Flexible, and Scalable Display Controller**



Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

44

# **Display Application Resources**

- Video and image processing IP suite
  - Library of nine common video and image processing functions optimized for Altera FPGAs
- Video processing reference design
- Low-Cost FPGA Starter Kit, Cyclone III Edition
- Microtronix ViClaro II HD Video Enhancement Development Platform
- Develop a Display System Using Low-Cost Cyclone III FPGAs QuickCast
- White papers
  - Cyclone III FPGAs Enable a New Class of LCD HDTVs
  - A Flexible Architecture to Drive Sharp Two-Way Viewing Angle and Standard LCDs
  - Satisfy the Demand for Rapid Feature Enhancement in Consumer Display Products

#### www.altera.com/cyclone3-markets



© 2007 Altera Corporation—Public

45

### eCos RTOS



- Commercial port from eCosCentric
  - Open source RTOS
    - Designed for deeply embedded applications
    - Configurable down to 10s of Kbytes
    - Commercially supported and maintained
      - Support and maintenance contract in place for Nios II embedded processor v7.1 and v7.2

#### eCosPro Starter Kit (Free Version) @eCosCentric

Available for download from eCosCentric website

#### Features:

- eCos kernel and hardware abstraction layer (HAL)
- ISO C and math libraries
- Memory-based file systems
- RedBoot bootloader
- BSP support for on-board LAN91C111 Ethernet, RS232, and flash devices (Cyclone II and Stratix<sup>®</sup> II kits)
- Debug connections: USB Blaster (JTAG), Ethernet, and serial
- eCos RTOS graphical configuration tool
- Windows and Linux host development support
- POSIX compatibility layer



© 2007 Altera Corporation—Public

#### eCosPro Developer Kit (Paid Version) @eCosCentric

- Includes all the eCosPro Starter Kit features plus:
  - Product support
    - Incident support (bug fixes)
    - Advice line service (email support)
  - Additional peripherals
    - Triple speed Ethernet media access control (TSE MAC)
    - Watchdog timer
  - Additional software
    - JFFS2 journaling flash file system
- Additional fee-based services
  - Device driver/BSP development
  - Application consulting
  - On-site training



© 2007 Altera Corporation—Public



#### Conclusion

### Conclusion

- Altera FPGAs adding value to external processors
  - Focus in most common interface cores
  - Support coprocessing and peripheral expansion
  - Drag-and-drop ease of use with SOPC Builder
- 65 nm + Nios II process expands Altera's embedded market
  - New device families reduce cost, increase performance
  - New ecosystem partners added per customer demand







© 2007 Altera Corporation—Public



## Thank You!

© 2007 Altera Corporation—Public